## Definition of Integrated Chip

Integrated circuits are made up of several components such as R, C, L, diodes and transistors. They are built on a small single block or chip of a semiconductor known as an integrated circuit (IC). All of them work together to perform a particular task. The IC is easily breakable, so to be attached to a circuit board, it is often housed in a plastic package with metal pins.

## INTEGRATED CIRCUIT



Integrated circuits can function as an oscillator, amplifiers, microprocessors or even as computer memory.

## Integrated Circuit Design

An integrated circuit is created using certain logic methods and circuit layouts. The two categories of IC design are as follows:

- Analog Design
- Digital Design
- Mixed Design

Digital Design
The digital design approach is used to create integrated circuits (ICs), which are utilised as computer memories (such as RAM and ROM) and microprocessors. With this approach to design, the circuit density and overall efficiency are both maximised. The ICs created with this technique operate with binary input data like 0 and 1. The process for designing digital integrated circuits is
depicted in the diagram below.
INTEGRATED CIRCUIT
System
specification
$\downarrow$
Architectual
design


Functional \&
Logic design


Circuit design
$\downarrow$
Physical design

Physical verification
and signoff
$\downarrow$
Fabrication
$\downarrow$
Packaging and testing


Chip

Analog Design
IC chip is created by using the analog design process when:

- ICs are utilised as regulators, filters and oscillators.
- Optimal power dissipation, gain and resistance are required.


## Mixed Design

The analog and digital design ideas are used in mixed designs. The mixed ICs perform either Analog to Digital or Digital to Analog conversions.

## Encoder in Digital Logic

An Encoder is a combinational circuit that performs the reverse operation of Decoder.It has maximum of $\mathbf{2}^{\wedge} \mathbf{n}$ input lines and ' $n$ ' output lines, hence it encodes the information from $2^{\wedge} n$ inputs into an n-bit code. It will produce a binary code equivalent to the input, which is active High. Therefore,
the encoder encodes $2^{\wedge} n$ input lines with ' $n$ ' bits.


4:2 Encoder -

The 4 to 2 Encoder consists of four inputs Y3, Y2, Y1 \& Y0 and two outputs A1 \& A0. At any time, only one of these 4 inputs can be ' 1 ' in order to get the respective binary code at the output. The figure below shows the logic symbol of 4 to 2 encoder :


The Truth table of 4 to 2 encoder is as follows:

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{Y 3}$ | Y2 | Y1 | Y0 | A1 | A0 |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 |

Logical expression for A1 and A0: $A 1=Y 3+Y 2$
$A 0=Y 3+Y 1$
The above two Boolean functions A1 and A0 can be implemented using two input OR gates :


8 : 3 Encoder (Octal to Binary) -

The 8 to 3 Encoder or octal to Binary encoder consists of 8 inputs : Y7 to Y0 and 3 outputs : A2, A1 \& A0. Each input line corresponds to each octal digit and three outputs generate corresponding binary code.
The figure below shows the logic symbol of octal to binary encoder:


The truth table for 8 to 3 encoder is as follows:

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y7 | Y6 | Y5 | Y4 | Y3 | Y2 | Y1 | Y0 | A2 | A1 | A0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |  |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  |

## Logical expression for A2, A1 and A0

:
$\mathrm{A} 2=\mathrm{Y} 7+\mathrm{Y} 6+\mathrm{Y} 5+\mathrm{Y} 4$
$A 1=Y 7+Y 6+Y 3+Y 2$
$A 0=Y 7+Y 5+Y 3+Y 1$
The above two Boolean functions A2, A1 and A0 can be implemented using four input OR gates:


## Decimal to BCD Encoder -

The decimal to binary encoder usually consists of 10 input lines and 4 output lines. Each input line corresponds to the each decimal digit and 4 outputs
correspond to the BCD code. This encoder accepts the decoded decimal data as an input and encodes it to the BCD output which is available on the output lines. The figure below shows the logic symbol of decimal to BCD encoder :


The truth table for decimal to BCD encoder is as follows:

| INPUTS |  |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y9 | Y8 | V7 | Y6 | Y5 | Y4 | Y3 | Y2 | Y1 | Yo | A3 | A2 | A1 | AO |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\bigcirc$ | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |

Logical expression for A3, A2, A1 and AO :
$\mathrm{A} 3=\mathrm{Y} 9+\mathrm{Y} 8$

$$
\begin{aligned}
& A 2=Y 7+Y 6+Y 5+Y 4 \\
& A 1=Y 7+Y 6+Y 3+Y 2 \\
& A 0=Y 9+Y 7+Y 5+Y 3+Y 1
\end{aligned}
$$

## The above two Boolean functions can be implemented using OR gates :



## Priority Encoder -

A 4 to 2 priority encoder has 4 inputs : Y3, Y2, Y1 \& Y0 and 2 outputs : A1 \& A0. Here, the input, Y3 has the highest priority, whereas the input, Y0 has the lowest priority. In this case, even if more than one input is ' 1 ' at the same time, the output will be the (binary) code

## corresponding to the input, which is having higher priority.

The truth table for priority encoder is as follows:

| INPUTS |  |  |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y3 | Y2 | Y1 | Y0 | A1 | A0 | $\mathbf{V}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{0}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{x}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |  |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |  |
| $\mathbf{1}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |  |



$$
A 0=Y 3+Y 2^{\prime} Y 1
$$

The above two Boolean functions can be implemented as :


Drawbacks of Normal Encoders 1. There is an ambiguity, when all outputs of encoder are equal to zero. 2. If more than one input is active High, then the encoder produces an output, which may not be the correct code.
So, to overcome these difficulties, we should assign priorities to each input of encoder. Then, the output of encoder will be the ( code corresponding to the active High inputs, which has higher priority.

## Uses of Encoders -

1. Encoders are very common electronic circuits used in all digital systems.
2. Encoders are used to translate the decimal values to the binary in order to perform the binary functions such as addition, subtraction, multiplication, etc.
3. Other applications especially for Priority Encoders may include detecting interrupts in microprocessor applications.

## Decoder

The combinational circuit that change the binary information into $2^{\mathrm{N}}$ output lines is known as Decoders. The binary information is passed in the form of N input lines. The output lines define the $2^{\mathrm{N}}$-bit code for the
binary information. In simple words, the Decoder performs the reverse operation of the Encoder. At a time, only one input line is activated for simplicity. The produced $2^{\mathrm{N}}$-bit output code is equivalent to the binary information.


There are various types of decoders which are as follows:

## 2 to 4 line decoder:

In the 2 to 4 line decoder, there is a total of three inputs, i.e., $A_{0}$, and $A_{1}$ and $E$ and four outputs, i.e., $Y_{0}, Y_{1}, Y_{2}$, and $Y_{3}$. For each combination of inputs, when the enable ' $E$ '
is set to 1 , one of these four outputs will be 1. The block diagram and the truth table of the 2 to 4 line decoder are given below. Block Diagram:


## Truth Table:

| Enable | INPUTS |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{E}$ | $\mathbf{A}_{1}$ | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{Y}_{\mathbf{3}}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{1}$ | $\mathbf{Y}_{0}$ |
| 0 | X | X | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |

The logical expression of the term $\mathrm{Y} 0, \mathrm{YO}$, Y 2 , and Y 3 is as follows:

$Y_{3}=$ E.A $A_{1} A_{0}$
$Y_{2}=E \cdot A_{1} \cdot A_{0}{ }^{\prime}$
$Y_{1}=E \cdot A_{1} \cdot A_{0}$
$Y 0=E \cdot A_{1}{ }^{\prime} \cdot A_{0}{ }^{\prime}$
Logical circuit of the above expressions is given below:


## 3 to 8 line decoder:

The 3 to 8 line decoder is also known as Binary to Octal Decoder. In a 3 to 8 line decoder, there is a total of eight outputs, i.e., $Y_{0}, Y_{1}, Y_{2}, Y_{3}, Y_{4}, Y_{5}, Y_{6}$, and $Y_{7}$ and three outputs, i.e., $A_{0}, A 1$, and $A_{2}$. This circuit has an enable input ' $E$ '. Just like 2 to 4 line decoder, when enable ' $E$ ' is set to 1 , one of these four outputs will be 1. The block
diagram and the truth table of the 3 to 8 line encoder are given below.
Block Diagram:


## Truth Table:



The logical expression of the term $Y_{0}, Y_{1}, Y_{2}$, $Y_{3}, Y_{4}, Y_{5}, Y_{6}$, and $Y_{7}$ is as follows:
$Y_{0}=A_{0}{ }^{\prime} \cdot A_{1} \cdot A_{2}{ }^{\prime}$
$Y_{1}=A_{0} \cdot A_{1} \cdot A_{2}^{\prime}$
$Y_{2}=A_{0} \cdot A_{1} \cdot A_{2}{ }^{\prime}$
$Y_{3}=A_{0} \cdot A_{1} \cdot A_{2}{ }^{\prime}$
$Y_{4}=A_{0} \cdot A_{1} \cdot A_{2}$
$Y_{5}=A_{0} \cdot A_{1} \cdot A_{2}$
$Y_{6}=A_{0} \cdot A_{1} \cdot A_{2}$
$\mathrm{Y}_{7}=\mathrm{A}_{0} \cdot \mathrm{~A}_{1} \cdot \mathrm{~A}_{2}$

Logical circuit of the above expressions is given below:


## 4 to 16 line Decoder

In the 4 to 16 line decoder, there is a total of 16 outputs, i.e., $Y_{0}, Y_{1}, Y_{2, \ldots \ldots . .}, Y_{16}$ and four inputs, i.e., $A_{0}, A 1, A_{2}$, and $A_{3}$. The 3 to 16
line decoder can be constructed using either 2 to 4 decoder or 3 to 8 decoder. There is the following formula used to find the required number of lower-order decoders.

Required number of lower order decoders $=m_{2} / m_{1}$
$\mathrm{m}_{1}=$
$m_{2}=16$
Required number of 3 to 8 decoders $=\frac{16}{8}=2$
Block Diagram:


## Truth Table:



The logical expression of the term A0, A1, A2,..., A15 are as follows:
$Y_{0}=A_{0}{ }^{\prime} \cdot A_{1}{ }^{\prime} \cdot A_{2}{ }^{\prime} \cdot A_{3}{ }^{\prime}$
$Y_{1}=A_{0}{ }^{\prime} \cdot A_{1}{ }^{\prime} \cdot A_{2}{ }^{\prime} \cdot A_{3}$
$Y_{2}=A_{0}{ }^{\prime} \cdot A_{1}{ }^{\prime} \cdot A_{2} \cdot A_{3}{ }^{\prime}$

$$
\begin{aligned}
& Y_{3}=A_{0}{ }^{\prime} \cdot A_{1} \cdot A_{2} \cdot A_{3} \\
& Y_{4}=A_{0}{ }^{\prime} \cdot A_{1} \cdot A_{2} \cdot A_{3}{ }^{\prime} \\
& Y_{5}=A_{0}{ }^{\prime} \cdot A_{1} \cdot A_{2}{ }^{\prime} \cdot A_{3} \\
& Y_{6}=A_{0}{ }^{\prime} \cdot A_{1} \cdot A_{2} \cdot A_{3}{ }^{\prime} \\
& Y_{7}=A_{0} \cdot A_{1} \cdot A_{2} \cdot A_{3} \\
& Y_{8}=A_{0} \cdot A_{1} \cdot A_{2} \cdot A_{3}{ }^{\prime} \\
& Y_{9}=A_{0} \cdot A_{1}{ }^{\prime} \cdot A_{2}{ }^{\prime} \cdot A_{3} \\
& Y_{10}=A_{0} \cdot A_{1} \cdot A_{2} \cdot A_{3}{ }^{\prime} \\
& Y_{11}=A_{0} \cdot A_{1} \cdot A_{2} \cdot A_{3} \\
& Y_{12}=A_{0} \cdot A_{1} \cdot A_{2} \cdot A_{3}{ }^{\prime} \\
& Y_{13}=A_{0} \cdot A_{1} \cdot A_{2} \cdot A_{3} \\
& Y_{14}=A_{0} \cdot A_{1} \cdot A_{2} \cdot A_{3}{ }^{\prime} \\
& Y_{15}=A_{0} \cdot A_{1} \cdot A_{2} \cdot A_{3} \\
& \text { Logical circuit of the above expressions is } \\
& \text { given below: }
\end{aligned}
$$



## Encoders

The combinational circuits that change the binary information into N output lines are known as Encoders. The binary information is passed in the form of $2^{N}$ input lines. The output lines define the N -bit code for the binary information. In simple words, the Encoder performs the reverse operation of the Decoder. At a time, only one input line is activated for simplicity. The produced N -bit output code is equivalent to the binary information.


There are various types of encoders which are as follows:

## 4 to 2 line Encoder:

In 4 to 2 line encoder, there are total of four inputs, i.e., $Y_{0}, Y_{1}, Y_{2}$, and $Y_{3}$, and two outputs, i.e., $A_{0}$ and $A_{1}$. In 4-input lines, one input-line is set to true at a time to get the respective binary code in the output side. Below are the block diagram and the truth table of the 4 to 2 line encoder.

## Block Diagram:



## Truth Table:

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{Y}_{3}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{1}$ | $\mathbf{Y}_{0}$ | $\mathbf{A}_{1}$ | $\mathbf{A}_{0}$ |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 |

The logical expression of the term A0 and A1 is as follows:
$A_{1}=Y_{3}+Y_{2}$
$A_{0}=Y_{3}+Y_{1}$
Logical circuit of the above expressions is given below:


## 8 to 3 line Encoder:

The 8 to 3 line Encoder is also known as Octal to Binary Encoder. In 8 to 3 line encoder, there is a total of eight inputs, i.e., $Y_{0}, Y_{1}, Y_{2}, Y_{3}, Y_{4}, Y_{5}, Y_{6}$, and $Y_{7}$ and three outputs, i.e., $A_{0}, A 1$, and $A_{2}$. In 8 -input lines, one input-line is set to true at a time to get the respective binary code in the output side. Below are the block diagram and the truth table of the 8 to 3 line encoder.

## Block Diagram:



## Truth Table:

| INPUTS |  | $\mathbf{Y}^{\prime}$ | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{Y}_{7}$ | $\mathbf{Y}_{6}$ | $\mathbf{Y}_{5}$ | $\mathbf{Y}_{4}$ | $\mathbf{Y}_{3}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{1}$ | $\mathbf{Y}_{0}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{1}$ | $\mathbf{A}_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

The logical expression of the term A0, A1, and A 2 are as follows:
$A_{2}=Y_{4}+Y_{5}+Y_{6}+Y_{7}$
$A_{1}=Y_{2}+Y_{3}+Y_{6}+Y_{7}$
$A_{0}=Y_{7}+Y_{5}+Y_{3}+Y_{1}$
Logical circuit of the above expressions is given below:


## Decimal to BCD Encoder

The Octal to Binary Encoder is also known as $\mathbf{1 0}$ to 4 line Encoder. In 10 to 4 line encoder, there are total of ten inputs, i.e., $Y_{0}$, $Y_{1}, Y_{2}, Y_{3}, Y_{4}, Y_{5}, Y_{6}, Y_{7}, Y_{8}$, and $Y_{9}$ and four outputs, i.e., $A_{0}, A 1, A_{2}$, and $A_{3}$. In 10-input lines, one input-line is set to true at a time to get the respective BCD code in the output side. The block diagram and the
truth table of the decimal to BCD encoder are given below.

Block Diagram:


## Truth Table:

| INPUTS |  |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y, | $\mathbf{Y}_{8}$ | $\mathrm{Y}_{7}$ | $\mathbf{Y}_{6}$ | $Y_{5}$ | Y | $Y_{3}$ | Y | Y 1 | Y | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |

The logical expression of the term $A_{0}, A_{1}, A_{2}$, and $A_{3}$ is as follows:


Logical circuit of the above expressions is given below:


## Priority Encoder:

## 4 to 2 line Priority Encoder:

In this priority encoder, there are total of 4 inputs, i.e., $Y_{0}, Y_{1}, Y_{2}$, and $Y_{3}$, and two outputs, i.e., $A_{0}$ and $A_{1}$. The $Y_{3}$ has high and $Y_{0}$ has low priority inputs. When more than one input is ' 1 ' at the same time, the output will be the (binary) code corresponding to the higher priority input. Below is the truth table of the 4 to 2 line priority encoder.

## Truth Table:

| INPUTS |  |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{Y}_{\mathbf{3}}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{\mathbf{1}}$ | $\mathbf{Y}_{0}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{V}$ |
| 0 | 0 | 0 | 0 | X | x | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | X | 0 | 1 | 1 |
| 0 | 1 | x | X | 1 | 0 | 1 |
| 1 | X | x | X | 1 | 1 | 1 |

The logical expression of the term $A_{0}$ and $A_{1}$ can be found using K-map as:

|  | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | X | 0 | 0 | 0 |
| 01 | 1 | 1 | 1 | 1 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 1 | 1 | 1 |
| $A_{1}=Y_{3}+Y_{2}$ |  |  |  |  |


$A_{1}=Y_{3}+Y_{2}$
$A_{0}=Y_{3}+Y_{2}{ }^{\prime} \cdot Y_{1}$
Logical circuit of the above expressions is given below:


## Uses of Encoders:

1. These systems are very easy to use in all digital systems.
2. Encoders are used to convert a decimal number into the binary number.

The objective is to perform a binary operation such as addition, subtraction, multiplication, etc.

## Multiplexer

A multiplexer is a combinational circuit that has $2^{n}$ input lines and a single output line. Simply, the multiplexer is a multi-input and single-output combinational circuit. The binary information is received from the input lines and directed to the output line. On the basis of the values of the selection lines, one of these data inputs will be connected to the output.

Unlike encoder and decoder, there are $n$ selection lines and $2^{n}$ input lines. So, there is a total of $2^{\mathrm{N}}$ possible combinations of inputs. A multiplexer is also treated as Mux.

There are various types of the multiplexer which are as follows:
$2 \times 1$ Multiplexer:

In $2 \times 1$ multiplexer, there are only two inputs, i.e., $A_{0}$ and $A_{1}, 1$ selection line, i.e., $S_{0}$ and single outputs, i.e., Y. On the basis of the combination of inputs which are present at the selection line $S^{0}$, one of these 2 inputs will be connected to the output. The block diagram and the truth table of the $2 \times 1$ multiplexer are given below.

## Block Diagram:



## Truth Table:

| INPUTS | Output |
| :---: | :---: |
| $\mathbf{S}_{0}$ | Y |
| 0 | $\mathrm{~A}_{0}$ |
| 1 | $\mathrm{~A}_{1}$ |

The logical expression of the term Y is as follows:
$Y=S_{0}{ }^{\prime} \cdot A_{0}+S_{0} \cdot A_{1}$
Logical circuit of the above expression is given below:


## Select input S

## $4 \times 1$ Multiplexer:

In the $4 \times 1$ multiplexer, there is a total of four inputs, i.e., $A_{0}, A_{1}, A_{2}$, and $A_{3}, 2$ selection lines, i.e., $S_{0}$ and $S_{1}$ and single output, i.e., Y. On the basis of the combination of inputs that are present at the selection lines $S^{0}$ and $S_{1}$, one of these 4 inputs are connected to the output. The block diagram and the truth table of the $4 \times 1$ multiplexer are given below.

## Block Diagram:



## Truth Table:

| INPUTS |  | Output |
| :---: | :---: | :---: |
| $\mathbf{S}_{1}$ | $\mathbf{S}_{0}$ | $\mathbf{Y}$ |
| 0 | 0 | $\mathrm{~A}_{0}$ |
| 0 | 1 | $\mathrm{~A}_{1}$ |
| 1 | 0 | $\mathrm{~A}_{2}$ |
| 1 | 1 | $\mathrm{~A}_{3}$ |

The logical expression of the term Y is as follows:
$Y=S_{1}{ }^{\prime} S_{0}{ }^{\prime} A_{0}+S_{1}{ }^{\prime} S_{0} A_{1}+S_{1} S_{0}{ }^{\prime} A_{2}+S_{1} S_{0} A_{3}$

Logical circuit of the above expression is given below:


## 8 to 1 Multiplexer

In the 8 to 1 multiplexer, there are total eight inputs, i.e., $A_{0}, A_{1}, A_{2}, A_{3}, A_{4}, A_{5}, A_{6}$ and $A_{7}, 3$ selection lines, i.e., $S_{0}, S_{1}$ and $S_{2}$ and single output, i.e., Y. On the basis of the combination of inputs that are present at the selection lines $S^{0}, S^{1}$ and $S_{2}$, one of these 8 inputs are connected to the output.

The block diagram and the truth table of the $8 \times 1$ multiplexer are given below.

Block Diagram:


Select lines

## Truth Table:

| INPUTS |  |  | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{S}_{\mathbf{2}}$ | $\mathbf{S}_{1}$ | $\mathbf{S}_{0}$ | $\mathbf{Y}$ |
| 0 | 0 | 0 | $\mathrm{~A}_{0}$ |
| 0 | 0 | 1 | $\mathrm{~A}_{1}$ |
| 0 | 1 | 0 | $\mathrm{~A}_{2}$ |
| 0 | 1 | 1 | $\mathrm{~A}_{3}$ |
| 1 | 0 | 0 | $\mathrm{~A}_{4}$ |
| 1 | 0 | 1 | $\mathrm{~A}_{5}$ |
| 1 | 1 | 0 | $\mathrm{~A}_{6}$ |
| 1 | 1 | 1 | $\mathrm{~A}_{7}$ |

The logical expression of the term $Y$ is as follows:
$Y=S_{0}{ }^{\prime} . \mathrm{S}_{1}{ }^{\prime} \cdot \mathrm{S}_{2}{ }^{\prime} \cdot \mathrm{A}_{0}+\mathrm{S}_{0} \cdot \mathrm{~S}_{1}{ }^{\prime} \cdot \mathrm{Sa}^{\prime} \cdot \mathrm{A}_{1}+\mathrm{S}_{0}{ }^{\prime} \cdot \mathrm{S}_{1} \cdot \mathrm{~S}_{2}{ }^{\prime} \cdot \mathrm{A}_{2}+\mathrm{S}_{0} \cdot \mathrm{~S}^{\prime}$ ${ }_{1} \cdot S_{2}^{\prime} \cdot A_{3}+S_{0} \cdot . S_{1}^{\prime} \cdot S_{2} A_{4}+S_{0} \cdot S_{1}{ }^{\prime} \cdot S_{2} A_{5}+S_{0} \cdot S_{1} \cdot S_{2} \cdot A_{6}$ $+S_{0} . S_{1} . S_{3} \cdot A_{7}$

Logical circuit of the above expression is given below:


## $8 \times 1$ multiplexer using $4 \times 1$ and $2 \times 1$ multiplexer

We can implement the $8 \times 1$ multiplexer using a lower order multiplexer. To implement the $8 \times 1$ multiplexer, we need two $4 \times 1$ multiplexers and one $2 \times 1$ multiplexer. The $4 \times 1$ multiplexer has 2
selection lines, 4 inputs, and 1 output. The $2 \times 1$ multiplexer has only 1 selection line.

For getting 8 data inputs, we need two $4 \times 1$ multiplexers. The $4 \times 1$ multiplexer produces one output. So, in order to get the final output, we need a $2 \times 1$ multiplexer. The block diagram of $8 \times 1$ multiplexer using $4 \times 1$ and $2 \times 1$ multiplexer is given below.


## 16 to 1 Multiplexer

In the 16 to 1 multiplexer, there are total of 16 inputs, i.e., $A_{0}, A_{1}, \ldots, A_{16}, 4$ selection lines, i.e., $S_{0}, S_{1}, S_{2}$, and $S_{3}$ and single output, i.e., Y. On the basis of the combination of inputs that are present at the selection lines $S^{0}, S^{1}$, and $S_{2}$, one of these 16 inputs will be connected to the output. The block diagram and the truth table of the $16 \times 1$

Block Diagram:


## Truth Table:

| INPUTS |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}_{0}$ | $\mathbf{S}_{1}$ | $\mathbf{S}_{2}$ | $\mathbf{S}_{3}$ | $\mathbf{Y}$ |
| 0 | 0 | 0 | 0 | $\mathrm{~A}_{0}$ |
| 0 | 0 | 0 | 1 | $\mathrm{~A}_{1}$ |
| 0 | 0 | 1 | 0 | $\mathrm{~A}_{2}$ |
| 0 | 0 | 1 | 1 | $\mathrm{~A}_{3}$ |
| 0 | 1 | 0 | 0 | $\mathrm{~A}_{4}$ |
| 0 | 1 | 0 | 1 | $\mathrm{~A}_{5}$ |
| 0 | 1 | 1 | 0 | $\mathrm{~A}_{6}$ |
| 0 | 1 | 1 | 1 | $\mathrm{~A}_{7}$ |
| 1 | 0 | 0 | 0 | $\mathrm{~A}_{8}$ |
| 1 | 0 | 0 | 1 | $\mathrm{~A}_{9}$ |
| 1 | 0 | 1 | 0 | $\mathrm{~A}_{10}$ |
| 1 | 0 | 1 | 1 | $\mathrm{~A}_{11}$ |
| 1 | 1 | 0 | 0 | $\mathrm{~A}_{12}$ |
| 1 | 1 | 0 | 1 | $\mathrm{~A}_{13}$ |
| 1 | 1 | 1 | 0 | $\mathrm{~A}_{14}$ |
| 1 | 1 | 1 | 1 | $\mathrm{~A}_{15}$ |

The logical expression of the term Y is as follows:
$\mathrm{Y}=\mathrm{A}_{0} \cdot \mathrm{So}^{\prime} \cdot \mathrm{S}_{1}{ }^{\prime} . \mathrm{S}_{2}{ }^{\prime} . \mathrm{S}_{3}{ }^{\prime}+\mathrm{A}_{1} \cdot \mathrm{~S}_{0}{ }^{\prime} \cdot \mathrm{S}_{1}{ }^{\prime} \cdot \mathrm{S}_{2}{ }^{\prime} . \mathrm{S}_{3}+\mathrm{A}_{2} \cdot \mathrm{~S}^{\prime} \cdot \mathrm{SS}_{1}{ }^{\prime}$. $\mathrm{S}_{2} . \mathrm{S}_{3}{ }^{\prime}+\mathrm{A}_{3} \cdot \mathrm{So}^{\prime} \cdot \mathrm{S}_{1}$ '.S2.S ${ }^{\prime} \mathrm{S}_{3}+\mathrm{A}_{4} \cdot \mathrm{So}^{\prime} \cdot \mathrm{S}_{1} \cdot \mathrm{~S}_{2}{ }^{\prime} . \mathrm{S}_{3}{ }^{\prime}+\mathrm{A}_{5} . \mathrm{S}_{0}{ }^{\prime}$ $. \mathrm{S}_{1} \cdot \mathrm{~S}_{2} \cdot \mathrm{~S}_{3}+\mathrm{A}_{6} \cdot \mathrm{~S}_{1} \cdot \mathrm{~S}_{2} \cdot \mathrm{~S}_{3}{ }^{\prime}+\mathrm{A}_{7} \cdot \mathrm{~S}_{0}{ }^{\prime} \cdot \mathrm{S}_{1} \cdot \mathrm{~S}_{2} \cdot \mathrm{~S}_{3}+\mathrm{A}_{8} \cdot \mathrm{~S}_{0} \cdot \mathrm{~S}_{1}$
'.S2'.S3 ${ }^{\prime}+A_{9} . \mathrm{So}_{0} . \mathrm{SI}_{1} \cdot . \mathrm{SS}_{2}{ }^{\prime} . \mathrm{S}_{3}+\mathrm{Y}_{1} 0 . \mathrm{S}_{0} . \mathrm{S}_{1}{ }^{\prime} . \mathrm{S}_{2} . \mathrm{S}_{3}{ }^{\prime}+\mathrm{A}_{1} 1$ . $\mathrm{S}_{0} . \mathrm{S}_{1}$. $\mathrm{S}_{2} . \mathrm{S}_{3}+\mathrm{A}_{1} 2$
$\mathrm{S}_{0} . \mathrm{S}_{1} \cdot \mathrm{~S}_{2} \cdot \mathrm{~S}_{3}{ }^{\prime}+\mathrm{A}_{1} 3 . \mathrm{S}_{0} \cdot \mathrm{~S}_{1} \cdot \mathrm{~S}_{2}{ }^{\prime} . \mathrm{S}_{3}+\mathrm{A}_{1} 4 . \mathrm{S}_{0} \cdot \mathrm{~S}_{1} . \mathrm{S}_{2} \cdot \mathrm{~S}_{3}{ }^{\prime}$ $+A_{1} 5 . S_{0} . \mathrm{S}_{1} . \mathrm{S}_{2} . \mathrm{S}_{3}$

Logical circuit of the above expression is given below:


## $16 \times 1$ multiplexer using $8 \times 1$ and $2 \times 1$ multiplexer

We can implement the $16 \times 1$ multiplexer using a lower order multiplexer. To implement the $8 \times 1$ multiplexer, we need
two $8 \times 1$ multiplexers and one $2 \times 1$ multiplexer. The $8 \times 1$ multiplexer has 3 selection lines, 4 inputs, and 1 output. The $2 \times 1$ multiplexer has only 1 selection line.

For getting 16 data inputs, we need two 8 $\times 1$ multiplexers. The $8 \times 1$ multiplexer produces one output. So, in order to get the final output, we need a $2 \times 1$ multiplexer. The block diagram of $16 \times 1$ multiplexer using $8 \times 1$ and $2 \times 1$ multiplexer is given below.


## De-multiplexer

A De-multiplexer is a combinational circuit that has only 1 input line and $2^{N}$ output lines. Simply, the multiplexer is a singleinput and multi-output combinational circuit. The information is received from the single input lines and directed to the output line. On the basis of the values of the selection lines, the input will be connected to one of these outputs. De-multiplexer is opposite to the multiplexer.

Unlike encoder and decoder, there are $n$ selection lines and $2^{n}$ outputs. So, there is a total of $2^{n}$ possible combinations of inputs. De-multiplexer is also treated as De-mux.

There are various types of De-multiplexer which are as follows:

## $1 \times 2$ De-multiplexer:

In the 1 to 2 De-multiplexer, there are only two outputs, i.e., $Y_{0}$, and $Y_{1}, 1$ selection lines, i.e., $S_{0}$, and single input, i.e., $A$. On the basis of the selection value, the input will be connected to one of the outputs. The block diagram and the truth table of the $1 \times 2$ multiplexer are given below.

## Block Diagram:



## Truth Table:

| INPUTS | Output |  |
| :---: | :---: | :---: |
| $\mathbf{S}_{\mathbf{0}}$ | $\mathbf{Y}_{1}$ | $\mathbf{Y}_{\mathbf{0}}$ |
| 0 | 0 | A |
| 1 | A | 0 |

The logical expression of the term Y is as follows:
$Y_{0}=S_{0}{ }^{\prime} \cdot A$
$Y_{1}=S_{0}$.A
Logical circuit of the above expressions is given below:

$1 \times 4$ De-multiplexer:

In 1 to 4 De-multiplexer, there are total of four outputs, i.e., $Y_{0}, Y_{1}, Y_{2}$, and $Y_{3}, 2$ selection lines, i.e., $S_{0}$ and $S_{1}$ and single input, i.e., A. On the basis of the combination of inputs which are present at the selection lines $S_{0}$ and $S_{1}$, the input be connected to one of the outputs. The block diagram and the truth table of the $1 \times 4$ multiplexer are given below.

## Block Diagram:



## Truth Table:

| INPUTS |  | Output |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}_{1}$ | $\mathbf{S}_{0}$ | $\mathbf{Y}_{3}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{1}$ | $\mathbf{Y}_{0}$ |  |
| 0 | 0 | 0 | 0 | 0 | A |  |
| 0 | 1 | 0 | 0 | A | 0 |  |
| 1 | 0 | 0 | A | 0 | 0 |  |
| 1 | 1 | A | 0 | 0 | 0 |  |

The logical expression of the term Y is as follows:
$Y_{0}=S_{1}{ }^{\prime}$
$S_{0}{ }^{\prime}$
A
$y_{1}=S_{1}{ }^{\prime}$
$S_{0} A$
$\mathrm{y}_{2}=\mathrm{S}_{1} \mathrm{So}_{0}{ }^{\prime}$
A
$y_{3}=S_{1} S_{0} A$
Logical circuit of the above expressions is given below:


## $1 \times 8$ De-multiplexer

In 1 to 8 De-multiplexer, there are total of eight outputs, i.e., $Y_{0}, Y_{1}, Y_{2}, Y_{3}, Y_{4}, Y_{5}, Y_{6}$, and $Y_{7}, 3$ selection lines, i.e., $S_{0}, S_{1}$ and $S_{2}$ and single input, i.e., A. On the basis of the combination of inputs which are present at the selection lines $S^{0}, S^{1}$ and $S_{2}$, the input will be connected to one of these outputs.

The block diagram and the truth table of the $1 \times 8$ de-multiplexer are given below.

Block Diagram:


## Truth Table:

| INPUTS |  |  | Output |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}_{\mathbf{2}}$ | $\mathbf{S}_{1}$ | $\mathbf{S}_{\mathbf{0}}$ | $\mathbf{Y}_{7}$ | $\mathbf{Y}_{6}$ | $\mathbf{Y}_{5}$ | $\mathbf{Y}_{4}$ | $\mathbf{Y}_{\mathbf{3}}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{1}$ | $\mathbf{Y}_{0}$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | A | 0 |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | A | 0 | 0 |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | A | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 0 | 0 | 0 | A | 0 | 0 | 0 | 0 |  |
| 1 | 0 | 1 | 0 | 0 | A | 0 | 0 | 0 | 0 | 0 |  |
| 1 | 1 | 0 | 0 | A | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 1 | 1 | 1 | A | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

The logical expression of the term Y is as follows:

$$
\begin{aligned}
& Y_{0}=S_{0} \text {. } \mathrm{S}_{1} \text { '. } \mathrm{S}_{2}{ }^{\prime} \cdot \mathrm{A} \\
& Y_{1}=S_{0} \cdot S_{1} \cdot \text {.S } S_{2}^{\prime} \cdot A \\
& Y_{2}=S_{0} \cdot S_{1} \cdot S_{2}^{\prime} \cdot A \\
& Y_{3}=S_{0} \cdot S_{1} \cdot S_{2} \cdot A \\
& Y_{4}=S_{0}{ }^{\prime} \cdot S_{1}{ }^{\prime} \cdot S_{2} A \\
& Y_{5}=S_{0} \cdot S_{1} \cdot S_{2} A \\
& Y_{6}=S_{0} \cdot S_{1} \cdot S_{2} A \\
& \mathrm{Y}_{7}=\mathrm{S}_{0} . \mathrm{S}_{1} . \mathrm{S}_{3} . \mathrm{A}
\end{aligned}
$$

Logical circuit of the above expressions is given below:

$1 \times 8$ De-multiplexer using $1 \times 4$
and $1 \times 2$ de-multiplexer

We can implement the $1 \times 8$ de-multiplexer using a lower order de-multiplexer. To implement the $1 \times 8$ de-multiplexer, we need two $1 \times 4$ de-multiplexer and one $1 \times 2$ demultiplexer. The $1 \times 4$ multiplexer has 2 selection lines, 4 outputs, and 1 input. The $1 \times 2$ de-multiplexer has only 1 selection line.

For getting 8 data outputs, we need two $1 \times 4$ de-multiplexer. The $1 \times 2$ de-multiplexer produces two outputs. So, in order to get the final output, we have to pass the outputs of $1 \times 2$ de-multiplexer as an input of both the $1 \times 4$ de-multiplexer. The block diagram of $1 \times 8$ de-multiplexer using $1 \times 4$ and $1 \times 2$ de-multiplexer is given below.


## $1 \times 16$ De-multiplexer

In $1 \times 16$ de-multiplexer, there are total of 16 outputs, i.e., $Y_{0}, Y_{1,} . . ., Y_{16}, 4$ selection lines, i.e., $S_{0}, S_{1}, S_{2}$, and $S_{3}$ and single input, i.e., $A$. On the basis of the combination of inputs which are present at the selection lines $\mathrm{S}^{0}$, $S_{1}^{1}$, and $S_{2}$, the input will be connected to one of these outputs. The block diagram and the truth table of the $1 \times 16$ demultiplexer are given below.

## Block Diagram:



## Truth Table:

| INPUTS |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\mathrm{Y}_{15}$ | $\mathrm{Y}_{14}$ | $\mathrm{Y}_{13}$ | $\mathrm{Y}_{12}$ | $\mathbf{Y}_{11}$ | $\mathbf{Y}_{10}$ | $\mathrm{Y}_{9}$ | $\mathbf{Y}_{8}$ | $\mathbf{Y}_{7}$ | $\mathbf{Y}_{6}$ | $\mathbf{Y}_{5}$ | $\mathbf{Y}_{4}$ | $\mathbf{Y}_{3}$ | $\mathbf{Y}_{2}$ | $\mathbf{Y}_{1}$ | $\mathrm{Y}_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

The logical expression of the term Y is as follows:
$Y_{0}=A \cdot S_{0}{ }^{\prime} \cdot S_{1}{ }^{\prime} \cdot S_{2}{ }^{\prime} \cdot S_{3}{ }^{\prime}$
$Y_{1}=A \cdot S_{0}{ }^{\prime} \cdot S_{1}{ }^{\prime} \cdot S_{2}{ }^{\prime} \cdot S_{3}$
$Y_{2}=A \cdot S_{0}{ }^{\prime} \cdot S_{1}{ }^{\prime} \cdot S_{2} \cdot S_{3}{ }^{\prime}$

$$
\begin{aligned}
& Y_{3}=A \cdot S_{0}{ }^{\prime} \cdot S_{1}{ }^{\prime} \cdot S_{2} \cdot S_{3} \\
& Y_{4}=A \cdot S_{0}{ }^{\prime} \cdot S_{1} \cdot S_{2}{ }^{\prime} \cdot S_{3}{ }^{\prime} \\
& Y_{5}=A \cdot S_{0}{ }^{\prime} \cdot S_{1} \cdot S_{2} \cdot S_{3} \\
& Y_{6}=A \cdot S_{0}{ }^{\prime} \cdot S_{1} \cdot S_{2} \cdot S_{3}{ }^{\prime} \\
& Y_{7}=A . S_{0}{ }^{\prime} . S_{1} \cdot S_{2} \cdot S_{3} \\
& Y_{8}=A \cdot S_{0} \cdot S_{1}{ }^{\prime} \cdot S_{2}{ }^{\prime} \cdot S_{3}{ }^{\prime} \\
& Y_{9}=A . S_{0} \cdot S_{1}{ }^{\prime} . S_{2}{ }^{\prime} \cdot S_{3} \\
& Y_{10}=A \cdot S_{0} \cdot S_{1}{ }^{\prime} \cdot S_{2} \cdot S_{3}{ }^{\prime} \\
& Y_{11}=A \cdot S_{0} \cdot S_{1}{ }^{\prime} \cdot S_{2} \cdot S_{3} \\
& Y_{12}=A \cdot S_{0} \cdot S_{1} \cdot S_{2} \cdot S_{3}{ }^{\prime} \\
& Y_{13}=A \cdot S_{0} \cdot S_{1} \cdot S_{2} \cdot S_{3} \\
& Y_{14}=A . S_{0} \cdot S_{1} \cdot S_{2} \cdot S_{3}{ }^{\prime} \\
& Y_{15}=A \cdot S_{0} \cdot S_{1} \cdot S_{2} \cdot S_{3} \\
& \text { Logical circuit of the above expressions is } \\
& \text { given below: }
\end{aligned}
$$



# $1 \times 16$ de-multiplexer using $1 \times 8$ and $1 \times 2$ de-multiplexer 

We can implement the $1 \times 16$ de-multiplexer using a lower order de-multiplexer. To implement the $1 \times 16$ de-multiplexer, we
need two $1 \times 8$ de-multiplexer and one $1 \times 2$ de-multiplexer. The $1 \times 8$ multiplexer has 3 selection lines, 1 input, and 8 outputs. The $1 \times 2$ de-multiplexer has only 1 selection line.

For getting 16 data outputs, we need two $1 \times 8$ de-multiplexer. The $1 \times 8$ de-multiplexer produces eight outputs. So, in order to get the final output, we need a $1 \times 2$ demultiplexer to produce two outputs from a single input. Then we pass these outputs into both the de-multiplexer as an input. The block diagram of $1 \times 16$ de-multiplexer using $1 \times 8$ and $1 \times 2$ de-multiplexer is given below.


## Registers

A Register is a collection of flip flops. A flip flop is used to store single bit digital data. For storing a large number of bits, the storage capacity is increased by grouping more than one flip flops. If we want to store an $n$-bit word, we have to use an n-bit register containing n number of flip flops.

The register is used to perform different types of operations. For performing the operations, the CPU use these registers. The faded inputs to the system will store into the registers. The result returned by the system will store in the registers. There are the following operations which are performed by the registers:
Fetch:
It is used

- To take the instructions given by the users.
- To fetch the instruction stored into the main memory.

Decode:

The decode operation is used to interpret the instructions. In decode, the operation performed on the instructions is identified by the CPU. In simple words, the decode operation is used to decode the instructions.

## Execute:

The execution operation is used to store the result produced by the CPU into the memory. After storing this result, it is displayed on the user screen.

## Types of Registers

There are various types of registers which are as follows:


## MAR or Memory Address Register

The MAR is a special type of register that contains the memory address of the data and instruction. The main task of the MAR is to access instruction and data from memory in the execution phase. The MAR stores the address of the memory location where the data is to be read or to be stored by the CPU.

## Program Counter

The program counter is also called an instruction address register or instruction pointer. The next memory address of the instruction, which is going to be executed after completing the execution of current instruction is contained in the program counter. In simple words, the program counter contains the memory address of the location of the next instruction.

## Accumulator Register

The CPU mostly uses an accumulator register. The accumulator register is used to store the system result. All the results will be stored in the accumulator register when the CPU produces some results after processing.

## MDR or Memory Data Register

Memory Data Register is a part of the computer's control unit. It contains the data that we want to store in the computer storage or the data fetched from the computer storage. The MDR works as a buffer that contains anything for which the processor is ready to use it. The MDR contains the copied data of the memory for the processor. Firstly the MDR holds the information, and then it goes to the decoder.

The data which is to be read out or written into the address location is contained in the Memory Data Register.

The data is written in one direction when it is fetched from memory and placed into the MDR. In write instruction, the data place into the MDR from another CPU register. This CPU register writes the data into the
memory. Half of the minimal interface between the computer storage and the microprogram is the memory data address register, and the other half is the memory data register.

## Index Register

The Index Register is the hardware element that holds the number. The number adds to the computer instruction's address to create an effective address. In CPU, the index register is a processor register used to modify the operand address during the running program.

## Memory Buffer Register

Memory Buffer Register is mostly called MBR. The MBR contains the Metadata of the data and instruction written in or read from memory. In simple words, it adds is
used to store the upcoming data/instruction from the memory and going to memory.

## Data Register

The data register is used to temporarily store the data. This data transmits to or from a peripheral device.

## Shift Register

A group of flip flops which is used to store multiple bits of data and the data is moved from one flip flop to another is known as Shift Register. The bits stored in registers shifted when the clock pulse is applied within and inside or outside the registers. To form an $n$-bit shift register, we have to connect $n$ number of flip flops. So, the number of bits of the binary number is
directly proportional to the number of flip flops. The flip flops are connected in such a way that the first flip flop's output becomes the input of the other flip flop.

A Shift Register can shift the bits either to the left or to the right. A Shift Register, which shifts the bit to the left, is known as "Shift left register", and it shifts the bit to the right, known as "Right left register". The shift register is classified into the following types:

## - Serial In Serial Out

- Serial In Parallel Out
- Parallel In Serial Out

。Parallel In Parallel Out
。Bi-directional Shift Register

- Universal Shift Register


## Serial IN Serial OUT

In "Serial Input Serial Output", the data is shifted "IN" or "OUT" serially. In SISO, a single bit is shifted at a time in either right or left direction under clock control.

Initially, all the flip-flops are set in "reset" condition i.e. $Y_{3}=Y_{2}=Y_{1}=Y_{0}=0$. If we pass the binary number 1111, the LSB bit of the number is applied first to the Din bit. The D3 input of the third flip flop, i.e., FF-3, is directly connected to the serial data input D3. The output $Y_{3}$ is passed to the data input $d_{2}$ of the next flip flop. This process remains the same for the remaining flip flops. The block diagram of the "Serial IN Serial OUT" is given below.

## Block Diagram:



Operation
When the clock signal application is disabled, the outputs $Y_{3} Y_{2} Y_{1} Y_{0}=0000$. The LSB bit of the number is passed to the data input $D_{\text {in, }}$ i.e., $D_{3}$. We will apply the clock, and this time the value of $D_{3}$ is 1 . The first flip flop, i.e., FF-3, is set, and the word is stored in the register at the first falling edge of the clock. Now, the stored word is 1000.


The next bit of the binary number, i.e., 1 , is passed to the data input $D_{2}$. The second flip flop, i.e., FF-2, is set, and the word is stored when the next negative edge of the clock hits. The stored word is changed to 1100.


The next bit of the binary number, i.e., 1 , is passed to the data input $D_{1}$, and the clock is applied. The third flip flop, i.e., FF-1, is set, and the word is stored when the negative edge of the clock hits again. The stored word is changed to 1110.


Similarly, the last bit of the binary number, i.e., 1 , is passed to the data input $D_{0}$, and the clock is applied. The last flip flop, i.e., FF- 0 , is set, and the word is stored when the clock's negative edge arrives. The stored word is changed to 1111.


Truth Table

| Initially | Clk | $\mathrm{D}_{\mathrm{n}}=\mathrm{Q}_{3}$ | $Q_{3}=D_{2}$ | $\mathrm{Q}_{2}=\mathrm{D}_{1}$ | $\mathbf{Q}_{1}=\mathrm{D}_{0}$ | $Q_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0 | 0 | 0 | 0 |
| (1) | $\downarrow$ | 1 | $\rightarrow 1$ | ${ }_{0}$ | $\pm 0$ | ${ }_{0}$ |
| (2) | $\downarrow$ | 1 | $\rightarrow 1$ | ${ }_{1} 1$ | $\pm 0$ | $\pm 0$ |
| (3) | $\downarrow$ | 1 | $\rightarrow 1$ | ${ }_{1}$ | $\pm 1$ | $\pm 0$ |
| (4) | $\downarrow$ | 1 | $\rightarrow 1$ | $\pm 1$ | $\pm 1$ | $\pm 1$ |

## Waveforms



## Serial IN Parallel OUT

In the "Serial IN Parallel OUT" shift register, the data is passed serially to the flip flop, and outputs are fetched in a parallel way. The data is passed bit by bit in the register, and the output remains disabled until the data is not passed to the data input. When the data is passed to the register, the outputs are enabled, and the flip flops contain their return value

Below is the block diagram of the 4bit serial in the parallel-out shift register. The circuit having four D flip-flops contains a clear and clock signal to reset these four flip flops. In SIPO, the input of the second flip flop is the output of the first flip flop, and so on. The same clock signal is applied to each flip flop since the flip flops synchronize each other. The parallel outputs are used for communication.

## Block Diagram

Parallel Output


Clear

## Parallel IN Serial OUT

In the "Parallel IN Serial OUT" register, the data is entered in a parallel way, and the outcome comes serially. A four-bit "Parallel IN Serial OUT" register is designed below. The input of the flip flop is the output of the previous Flip Flop. The input and outputs are connected through the combinational circuit. Through this combinational circuit, the binary input $B_{0}, B_{1}, B_{2}, B_{3}$ are passed. The shift mode and the load mode are the two modes in which the "PISO" circuit works.

## Load mode

The bits $B_{0}, B_{1}, B_{2}$, and $B_{3}$ are passed to the corresponding flip flops when the second, fourth, and sixth "AND" gates are active. These gates are active when the shift or load bar line set to 0 . The binary inputs B0, B1, B2, and B3 will be loaded into the
respective flip-flops when the edge of the clock is low. Thus, parallel loading occurs.
Shift mode
The second, fourth, and sixth gates are inactive when the load and shift line set to 0 . So, we are not able to load data in a parallel way. At this time, the first, third, and fifth gates will be activated, and the shifting of the data will be left to the right bit. In this way, the "Parallel IN Serial OUT" operation occurs.

Block Diagram


## Parallel IN Parallel OUT

 In "Parallel IN Parallel OUT", the inputs and the outputs come in a parallel way in the register. The inputs $A_{0}, A_{1}, A_{2}$ and $A_{3}$, are directly passed to the data inputs $D_{0}, D_{1}$, $D_{2}$, and $D_{3}$ of the respective flip flop. The bits of the binary input is loaded to the flipflops when the negative clock edge is applied. The clock pulse is required for loading all the bits. At the output side, the loaded bits appear.

## Block Diagram



## Bidirectional Shift Register

The binary number after shifting each bit of the number to the left by one position will be equivalent to the number produced by multiplying the original number by 2 . In the same way, the binary number after shifting
each bit of the number to the right by one position will be equivalent to the number produced by dividing the original number by 2.

For performing the multiplication and division operation using the shift register, it is required that the data should be moved in both the direction, i.e., left or right in the register. Such registers are called the "Bidirectional" shift register.

Below is the diagram of 4bit "bidirectional" shift register where $\mathbf{D}_{\mathbf{R}}$ is the "serial right shift data input", $D_{L}$ is the "left shift data input", and M is the "mode select input".
Block Diagram


Operations

1) Shift right operation $(M=1)$

The first, third, fifth, and seventh AND gates will be enabled, but the second, fourth, sixth, and eighth AND gates will be disabled.

The data present on the data input DR is shifted bit by bit from the fourth flip flop to the first flip flop when the clock pulse is applied. In this way, the shift right operation occurs.

## 2) Shift left operation $(\mathbf{M}=0)$

The second, fourth, sixth and eighth AND gates will be enabled, but the AND gates first, third, fifth, and seventh will be disabled.

The data present on the data input DR is shifted bit by bit from the first flip flop to the fourth flip flop when the clock pulse is applied. In this way, the shift right operation occurs.

## Universal Shift Register

A register where the data is shifted in one direction is known as the "unidirectional" shift register. A register in which the data is shifted in both the direction is known as "bi-directional" shift register. A "Universal" shift register is a special type of register that can load the data in a parallel way and shift that data in both directions, i.e., right and left.

The input M , i.e., the mode control input, is set to 1 to perform the parallel loading operation. If this input set to 0 , then the serial shifting operation is performed. If we connect the mode control input with the ground, then the circuit will work as a "bidirectional" register. The diagram of the universal shift register is given below. When the input is passed to the serial input, the
register performs the "serial left" operation. When the input is passed to the input $\mathbf{D}$, the register performs the serial right operation.

Block Diagram


## Counters

A special type of sequential circuit used to count the pulse is known as a counter, or a
collection of flip flops where the clock signal is applied is known as counters.

The counter is one of the widest applications of the flip flop. Based on the clock pulse, the output of the counter contains a predefined state. The number of the pulse can be counted using the output of the counter.

## Truth Table

| Clock | Counter output |  | State | Decimal |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{Q}_{\mathbf{B}}$ | $\mathbf{Q}_{\boldsymbol{A}}$ |  |  |
| number |  |  |  |  |
| counter |  |  |  |  |
| output |  |  |  |  |$|$

There are the following types of counters:

- Asynchronous Counters
- Synchronous Counters


## Asynchronous <br> or ripple counters

The Asynchronous counter is also known as the ripple counter. Below is a diagram of the 2-bit Asynchronous counter in which we used two T flip-flops. Apart from the T flip flop, we can also use the JK flip flop by setting both of the inputs to 1 permanently. The external clock pass to the clock input of the first flip flop, i.e., FF-A and its output, i.e., is passed to clock input of the next flip flop, i.e., FF-B.

## Block Diagram



## Signal Diagram



## Operation

1. Condition 1: When both the flip flops are in reset condition. Operation: The outputs of both flip flops, i.e., $Q_{A} Q_{B}$, will be 0 .
2. Condition 2: When the first negative clock edge passes.
Operation: The first flip flop will toggle, and the output of this flip flop will change from 0 to 1 . The output of this
flip flop will be taken by the clock input of the next flip flop. This output will be taken as a positive edge clock by the second flip flop. This input will not change the second flip flop's output state because it is the negative edge triggered flip flop. So, $Q_{A}=1$ and $Q_{B}=0$
3. Condition 3: When the second negative clock edge is applied. Operation: The first flip flop will toggle again, and the output of this flip flop will change from 1 to 0 . This output will be taken as a negative edge clock by the second flip flop. This input will change the second flip flop's output state because it is the negative edge triggered
flip
flop.
So, $Q_{A}=0$ and $Q_{B}=1$.
4. Condition 4: When the third negative clock edge is applied. Operation: The first flip flop will toggle again, and the output of this flip flop will change from 0 to 1 . This output will be taken as a positive edge clock by the second flip flop. This input will not change the second flip flop's output state because it is the negative edge triggered flip flop. So, $Q_{A}=1$ and $Q_{B}=1$
5. Condition 5: When the fourth negative clock edge is applied. Operation: The first flip flop will toggle
again, and the output of this flip flop will change from 1 to 0 . This output will be taken as a negative edge clock by the second flip flop. This input will change the output state of the second flip flop. So, $Q_{A}=0$ and $Q_{B}=0$

## Synchronous counters

In the Asynchronous counter, the present counter's output passes to the input of the next counter. So, the counters are connected like a chain. The drawback of this system is that it creates the counting delay, and the propagation delay also occurs during the counting stage. The synchronous counter is designed to remove this drawback.

In the synchronous counter, the same clock pulse is passed to the clock input of all the flip flops. The clock signals produced by all the flip flops are the same as each other. Below is the diagram of a 2-bit synchronous counter in which the inputs of the first flip flop, i.e., FF-A, are set to 1. So, the first flip flop will work as a toggle flipflop. The output of the first flip flop is passed to both the inputs of the next JK flip flop.
Logical Diagram


## Signal Diagram



Operation

1. Condition 1: When both the flip flops are in reset condition. Operation: The outputs of both flip flops, i.e., $Q_{A} Q_{B}$ will be 0 . So, $\mathbf{Q}_{\mathbf{A}}=\mathbf{0}$ and $\mathbf{Q}_{\mathbf{B}}=\mathbf{0}$
2. Condition 2: When the first negative clock edge passes. Operation: The first flip flop will be toggled, and the output of this flip flop
will be changed from 0 to 1 . When the first negative clock edge is passed, the output of the first flip flop will be 0 . The clock input of the first flip flop and both of its inputs will set to 0 . In this way, the state of the second flip flop will remain the same. So, $\mathbf{Q}_{\mathbf{A}}=\mathbf{1}$ and $\mathbf{Q}_{\mathbf{B}}=\mathbf{0}$
3. Condition 2: When the second negative clock edge is passed. Operation: The first flip flop will be toggled again, and the output of this flip flop will be changed from 1 to 0 . When the second negative clock edge is passed, the output of the first flip flop will be 1 . The clock input of the first flip flop and both of its inputs will set to 1 .

In this way, the state of the second flip flop will change from 0 to 1. So, $\mathbf{Q}_{\mathbf{A}}=\mathbf{0}$ and $\mathbf{Q}_{\mathbf{B}}=\mathbf{1}$
4. Condition 2: When the third negative clock edge passes. Operation: The first flip flop will toggle from 0 to 1 , but at this instance, both the inputs and the clock input set to 0 . Hence, the outputs will remain the same as before.
So, $\mathbf{Q}_{\mathbf{A}}=1$ and $\mathbf{Q}_{\mathbf{B}}=1$
5. Condition 2: When the fourth negative clock edge passes. Operation: The first flip flop will toggle from 1 to 0 . At this instance, the inputs and the clock input of the second flip
flop set to 1. Hence, the outputs will change from 1 to 0 . So, $\mathbf{Q}_{\mathbf{A}}=\mathbf{0}$ and $\mathbf{Q}_{\mathbf{B}}=\mathbf{0}$

## Memory Unit

The memory unit is a component of a computer system. It is used to store data, instructions and information. It is also known as a principal/primary/internal memory. There are two types of memory: -

Read-only memory (ROM):- ROM is a part of the memory unit. This is read only memory, and it can not be used to write.

Random-access memory (RAM):- RAM is also part of the memory unit, and it is used for the temporary storage of program data.

When other computer units require information, this unit provides it. Internal storage unit, main memory, primary storage, and Random Access Memory are used to describe it (RAM). Its size has an impact on its speed, power, and capabilities. In a computer, there are two sorts of memories: primary memory and secondary memory.

The memory unit's functions
It holds all of the necessary data and instructions for processing.

It keeps track of the processing's interim results.

Before the final results of processing are sent to an output device, it saves them.

The main memory receives and transmits all inputs and outputs

Memory units are used to measure and represent data. Some of the commonly used memory units are:

1) Bit: The computer memory units start from bit. A bit is the smallest memory unit to measure data stored in main memory and storage devices. A bit can have only one binary value out of 0 and 1 .
2) Byte: It is the fundamental unit to measure data. It contains 8 bits or is equal to 8 bits. Thus a byte can represent 2*8 or 256 values.
3) Kilobyte: A kilobyte contains 1024 bytes
4) Megabyte: A megabyte contains 1024 kilobytes.
5) Gigabyte: A gigabyte contains 1024 megabyte.
6) Terabyte: A terabyte contains 1024 gigabytes.

RAM
RAM (Random Access Memory) is the internal memory of the CPU for storing data, program, and program result. It is a read/write memory which stores data until the machine is working. As soon as the machine is switched off, data is erased.


Access time in RAM is independent of the address, that is, each storage location inside the memory is as easy to reach as other locations and takes the same amount of time. Data in the RAM can be accessed randomly but it is very expensive.
RAM is volatile, i.e. data stored in it is lost when we switch off the computer or if there is a power failure. Hence, a backup Uninterruptible Power System (UPS) is often used with computers. RAM is small, both in terms of its physical size and in the amount of data it can hold. RAM is of two types -

## . Static RAM (SRAM) <br> - Dynamic RAM (DRAM)

## Static RAM (SRAM)

The word static indicates that the memory retains its contents as long as power is being supplied. However, data is lost when
the power gets down due to volatile nature. SRAM chips use a matrix of 6-transistors and no capacitors. Transistors do not require power to prevent leakage, so SRAM need not be refreshed on a regular basis.
There is extra space in the matrix, hence SRAM uses more chips than DRAM for the same amount of storage space, making the manufacturing costs higher. SRAM is thus used as cache memory and has very fast access.

## Characteristic of Static RAM

. Long life
. No need to refresh

- Faster
. Used as cache memory
. Large size
- Expensive
. High power consumption


## Dynamic RAM (DRAM)

DRAM, unlike SRAM, must be continually refreshed in order to maintain the data. This is done by placing the memory on a refresh circuit that rewrites the data several hundred times per second. DRAM is used for most system memory as it is cheap and small. All DRAMs are made up of memory cells, which are composed of one capacitor and one transistor.

## Characteristics of Dynamic RAM

. Short data lifetime
. Needs to be refreshed continuously
. Slower as compared to SRAM
. Used as RAM
. Smaller in size
. Less expensive
. Less power consumption

ROM stands for Read Only Memory. The memory from which we can only read but cannot write on it. This type of memory is non-volatile. The information is stored permanently in such memories during manufacture. A ROM stores such instructions that are required to start a computer. This operation is referred to as bootstrap. ROM chips are not only used in the computer but also in other electronic items like washing machine and microwave oven.


Let us now discuss the various types of ROMs and their characteristics.

## MROM (Masked ROM)

The very first ROMs were hard-wired devices that contained a pre-programmed set of data or instructions. These kind of ROMs are known as masked ROMs, which are inexpensive.

## PROM (Programmable Read Only Memory)

PROM is read-only memory that can be modified only once by a user. The user buys a blank PROM and enters the desired contents using a PROM program. Inside the PROM chip, there are small fuses which are burnt open during programming. It can be programmed only once and is not erasable.

# EPROM (Erasable and Programmable Read Only Memory) 

EPROM can be erased by exposing it to ultra-violet light for a duration of up to 40 minutes. Usually, an EPROM eraser achieves this function. During programming, an electrical charge is trapped in an insulated gate region. The charge is retained for more than 10 years because the charge has no leakage path. For erasing this charge, ultra-violet light is passed through a quartz crystal window (lid). This exposure to ultra-violet light dissipates the charge. During normal use, the quartz lid is sealed with a sticker.

# EEPROM (Electrically Erasable and Programmable Read Only Memory) 

EEPROM is programmed and erased electrically. It can be erased and reprogrammed about ten thousand times. Both erasing and programming take about 4 to 10 ms (millisecond). In EEPROM, any location can be selectively erased and programmed. EEPROMs can be erased one byte at a time, rather than erasing the entire chip. Hence, the process of reprogramming is flexible but slow.

## Advantages of ROM

The advantages of ROM are as follows -
. Non-volatile in nature

- Cannot be accidentally changed
- Cheaper than RAMs
. Easy to test
. More reliable than RAMs
. Static and do not require refreshing


## . Contents are always known and can be verified

